



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/909,704	07/20/2001	William A. Huffman	062986.0205	9987
75	90 03/08/2004		EXAMI	NER
Baker Botts L.L.P.			LEE, CHRISTOPHER E	
Suite 600 2001 Ross Aver	nue		ART UNIT	PAPER NUMBER
Dallas, TX 75201-2980			2112	1
			DATE MAILED: 03/08/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

		1	ســا
	Application No.	Applicant(s)	
	09/909,704	HUFFMAN, WILLIAM A.	•
Office Action Summary	Examiner	Art Unit	
	Christopher E. Lee	2112	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet w	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a within the statutory minimum of thin will apply and will expire SIX (6) MOI cause the application to become A	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication BANDONED (35 U.S.C. § 133).	ı.
Status			
 1) Responsive to communication(s) filed on <u>06 Ja</u> 2a) This action is FINAL. 2b) This 3) Since this application is in condition for allowar closed in accordance with the practice under E 	action is non-final. nce except for formal mat		;
Disposition of Claims			
 4) Claim(s) 1-15 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 1-15 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or 	wn from consideration.		
Application Papers			
9) The specification is objected to by the Examine 10) The drawing(s) filed on 20 July 2001 is/are: a) Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	☑ accepted or b)☐ obje drawing(s) be held in abeyation is required if the drawing	nce. See 37 CFR 1.85(a). ı(s) is objected to. See 37 CFR 1.121(d	d).
Priority under 35 U.S.C. § 119	•		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in a rity documents have been u (PCT Rule 17.2(a)).	Application No received in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152) 	

Art Unit: 2112 Non-Final Office Action

Page 2

DETAILED ACTION

Receipt Acknowledgement

Receipt is acknowledged of the Preliminary Amendment filed on 6th of January 2002. No claim 1. has been amended; no claim has been canceled; and no claim has been newly added. Currently, claims 1-15 are pending in this application.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-3 and 5-7 are rejected under 35 U.S.C. 102(e) as being anticipated by Trull [US 6,185,672 B1].

Referring to claim 1. Trull discloses a method of managing an arbitration queue (i.e., managing an instruction queue; See col. 5, lines 4-21) having a plurality of queue entries (i.e., a plurality of 'strings', viz., instruction storage locations; See col. 4, lines 29-30) comprising: introducing entries (i.e., new instructions) into said queue at a first, highest order queue location (i.e., "top" or start of the queue; See col. 4, lines 31-32); determining if lower order queue locations are available (See col. 26, lines 224-27); if lower order queue locations are available, moving all higher order queue location contents down one queue location per cycle (i.e., per compression cycle; See col. 20, lines 19-38) until all lower order locations are filled (See col. 4, lines 33-42); servicing an entry (i.e., an instruction to be dispatched to processor pipe) in said queue based on servicing criteria (See col. 14, lines 36-51); and moving all higher order queue entries, with respect to an entry being serviced, down one location in said queue (See col. 18, line 61 through col. 19, line 24).

Art Unit: 2112 Non-Final Office Action

Page 3

Referring to claim 2, Trull teaches the step of marking a location of a serviced entry (i.e., marking 'clear bit' as setting empty bit; See col. 18, lines 10-13) as idle (i.e., empty; See block 262A of Fig. 11B and col. 21, lines 63-67).

Referring to claim 3, Trull teaches said moving step further comprising for higher order locations with respect to said idle location (i.e., empty storage location), writing the contents of higher order queue locations into adjacent lower order queue locations (i.e., shift one row down; See Block 262D of Fig. 11B and col. 22, lines 19-26); and for lower order locations with respect to said idle location, rewriting the current entry into said location (i.e., no shift operation; See Block 262C of Fig. 11B and col. 22, lines 26-30; Note - the embodiment of Fig. 8A has a null logic as the new value logic in Fig. 9D).

Referring to claim 5, Trull discloses an arbitration queue circuit (i.e., instruction queue in Fig. 8A) comprising: a plurality of registers (i.e., instruction storage locations 200, 202, 204, 206, 208, 210 in Fig. 8A) corresponding to the number of entries in said queue (See col. 5, lines 7-10); a plurality of 2:1 multiplexers (i.e., multiplexers 250, 252, 254, 256, 258, 260 in Fig. 8A) interposed between said registers (See Fig. 8A) such that one multiplexer is interposed between a higher order register and a subsequent register (e.g., a multiplexer 250 is interposed between a higher instruction storage location 206 and a subsequent instruction storage location 200 in Fig. 8A), the output of said higher order register (e.g., output from instruction storage location 206 in Fig. 8A) being coupled to a first input of said one multiplexer (i.e., an input of multiplexer 250 in Fig. 8A), the output of said subsequent register (i.e., output from instruction storage location 200 in Fig. 8A), being coupled to a second input of said one multiplexer (i.e., another input of multiplexer 250 in Fig. 8A), an output of said one multiplexer being coupled to said subsequent register (i.e., an output of multiplexer 250 is coupled to instruction storage location 200 in Fig. 8A), and a mux control line (i.e., SHIFT_ROW_1 in Fig. 8A) being coupled to said one multiplexer to direct the contents of one of said first and second multiplexer inputs to said multiplexer output (See col. 18, line 63 through col. 19, line 2).

Application/Control Number: 09/909,704 Page 4

Art Unit: 2112 Non-Final Office Action

However, the recitation in the claim "whereby the mux control line associated with the higher order register and subsequent register determines whether the subsequent register is refreshed with its current contents or receives the contents of the higher order register" has not been given patentable weight because it has been held that the functional "whereby" statement does not define any structure and accordingly cannot serve to distinguish. *In re Mason, 114 USPQ 127, 44 CCPA 937 (1957)*.

Referring to claim 6, Trull teaches said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) includes a highest order register (i.e., instruction storage locations 236, 238, 240 in Fig. 8B) and a lowest order register (i.e., instruction storage locations 200, 202, 204 in Fig. 8B), and wherein entries (i.e., new instructions) are added to said queue via said highest order register (See Figs. 3A, 3B, 11A and col. 21, lines 54-61).

Referring to claim 7, Trull teaches said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) each have an entry output such that an entry can be removed from any location in said queue (See col. 21, lines 37-41).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Trull [US 6,185,672 B1] as applied to claims 1-3 and 5-7 above, and further in view of what was well known in the art, as exemplified by Garcia et al. [US 6,145,061 A; hereinafter Garcia].

Referring to claim 4, Trull discloses all the limitations of the claim 4 except that does not teach the step of initializing all queue locations to an idle state prior to the step of introducing entries into said queue.

Art Unit: 2112 Non-Final Office Action

Page 5

The Examiner takes Official Notice that initializing all queue locations to an idle state prior to introducing entries into said queue, is well known to one of ordinary skill in the art, as evidenced by Garcia (i.e., initializing by zeroing all the entries prior to moving data from the old queue into a new queue; See Garcia, col. 2, line 54 through col. 3, line 13).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have been initializing all queue locations (i.e., instruction storage locations) to an idle state (i.e., empty) prior to introducing entries into said queue (i.e., inputting instructions into instruction queue) since it would have obviate any potential malfunction by garbage data (i.e., floating data in the queue after the queue creation and/or power-on operation) in the queue.

6. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Trull [US 6,185,672 B1] as applied to claims 1-3 and 5-7 above, and further in view of Case Law, In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.

Referring to claim 8, Trull discloses all the limitations of the claim 8 including said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) having 21 registers (i.e., 21 instruction storage locations) except that does not expressly teach said plurality of registers having 64 registers.

However, the claim recites said 64 registers without any patentable advantage in the specification (See claim 8 and Application page 12, lines 1-4), such as the reason of "said plurality of registers including 64 registers instead of 21 registers, 32 registers or 128 registers" with any patentable advantage.

Therefore, the limitation of "said plurality of registers including 64 registers" in the claim is not patentably significant since it at most relates to the flexible number of registers under consideration which is not ordinarily a matter of invention. *In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.*

Art Unit: 2112

Page 6
Non-Final Office Action

7. Claims 9-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Meyers et al. [US 5,375,223 A; hereinafter Meyers] in view of Trull [US 6,185,672 B1].

Referring to claim 9, Meyers discloses a computer system (i.e., multiprocessor data processing system in Fig. 1) comprising: a distributed shared memory system (i.e., main memory 300 of Fig. 1); a plurality of processors (i.e., Processors 100 in Fig. 1) generating transactions to said distributed shared memory system (See col. 3, lines 41-48); and a memory interface (i.e., memory access circuit 200 of Fig. 1) interposed between said distributed shared memory system and said plurality of processors (See Fig. 1; i.e., Memory Access circuit 200 interposed between Processors 100 and Main Memory 300 in Fig. 1), said memory interface having cache memory (i.e., Cache (L2) 220 of Fig. 1); an arbitration queue (i.e., Q 215 of Fig. 1) having a plurality of entry locations (i.e., n multi-bits positions in register 250 in Fig. 8) and a memory arbitration processor (i.e., control logic 212 of Fig. 1) for servicing transactions from said plurality of processors (See col. 4, line 61 through col. 5, line 38), said memory arbitration processor performing a memory arbitration scheme (See Fig. 2, col. 4, lines 55-60 and col. 7, line 29 through col. 8, line 32).

Meyer does not teach said arbitration queue is collapsible and said memory arbitration scheme comprising: placing transactions as entries in said arbitration queue; servicing at least one entry in said arbitration queue; marking a serviced queue entry location as idle; and collapsing said arbitration queue by bringing higher order entries down in said queue to fill said idle location.

Trull discloses an apparatus for instruction queue compression (See Abstract and col. 1, lines 6-8), wherein an arbitration queue (i.e., instruction queue 160 of Fig. 3A) is collapsible (i.e., compaction process; See col. 4, lines 39-42) and a memory arbitration scheme (i.e., managing an instruction queue; See col. 5, lines 4-21) comprising: placing transactions as entries (i.e., inputting new instructions) in said arbitration queue (See col. 4, lines 31-32); servicing at least one entry in said arbitration queue (i.e., an instruction to be dispatched to processor pipe; See col. 14, lines 36-51); marking a serviced queue entry

location (i.e., marking 'clear bit' as setting empty bit; See col. 18, lines 10-13) as idle (i.e., empty; See block 262A of Fig. 11B and col. 21, lines 63-67); and collapsing said arbitration queue (i.e., compaction process) by bringing higher order entries down in said queue to fill an idle location (i.e., shifting down and filling empty location; See col. 18, line 61 through col. 19, line 24).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have substituted said collapsible arbitration queue and said memory arbitration scheme, as disclosed by Trull, for said arbitration queue and memory arbitration scheme, as disclosed by Meyer, for the advantage of providing said arbitration queue configured to service transactions (i.e., dispatch instructions) in an out-of-order fashion (i.e., an entry can be removed from any location in the queue) and perform collapse of queue entries (i.e., compaction of strings) of said idle locations (i.e., empty storage locations; See Trull, col. 3, lines 48-62 and col. 4, lines 20-23).

Referring to claim 10, Trull teaches said collapsing operation comprises: for higher order queue locations with respect to said idle location (i.e., empty storage location), writing the contents of higher order queue locations into adjacent lower order queue locations (i.e., shift one row down; See Block 262D of Fig. 11B and col. 22, lines 19-26); and for lower order queue locations with respect to said idle location, rewriting the current entry into said location (i.e., no shift operation; See Block 262C of Fig. 11B and col. 22, lines 26-30; Note - the embodiment of Fig. 8A has a null logic as the new value logic in Fig. 9D).

Referring to claim 11, Trull teaches said plurality of entry locations (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) includes a highest order location (i.e., instruction storage locations 236, 238, 240 in Fig. 8B) and a lowest order location (i.e., instruction storage locations 200, 202, 204 in Fig. 8B), and wherein entries (i.e., new instructions) are added to said queue via said highest order location (See Figs. 3A, 3B, 11A and col. 21, lines 54-61).

Art Unit: 2112 Non-Final Office Action

Page 8

Referring to claim 12, Trull teaches said arbitration queue (i.e., instruction queue 160 of Fig. 3A) comprising a plurality of registers (i.e., instruction storage locations 200, 202, 204, 206, 208, 210 in Fig. 8A) corresponding to the number of entries in said queue (See col. 5, lines 7-10); a plurality of 2:1 multiplexers (i.e., multiplexers 250, 252, 254, 256, 258, 260 in Fig. 8A) interposed between said registers (See Fig. 8A) such that one multiplexer is interposed between a higher order register and a subsequent register (e.g., a multiplexer 250 is interposed between a higher instruction storage location 206 and a subsequent instruction storage location 200 in Fig. 8A), the output of said higher order register (e.g., output from instruction storage location 206 in Fig. 8A) being coupled to a first input of said one multiplexer (i.e., an input of multiplexer 250 in Fig. 8A), the output of said subsequent register (i.e., output from instruction storage location 200 in Fig. 8A) being coupled to a second input of said one multiplexer (i.e., another input of multiplexer 250 in Fig. 8A), an output of said one multiplexer being coupled to said subsequent register (i.e., an output of multiplexer 250 is coupled to instruction storage location 200 in Fig. 8A), and a mux control line (i.e., SHIFT_ROW_1 in Fig. 8A) being coupled to said one multiplexer to direct the contents of one of said first and second multiplexer inputs to said multiplexer output (See col. 18, line 63 through col. 19, line 2).

However, the recitation in the claim "whereby the mux control line associated with the higher order register and subsequent register determines whether the subsequent register is refreshed with its current contents or receives the contents of the higher order register" has not been given patentable weight because it has been held that the functional "whereby" statement does not define any structure and accordingly cannot serve to distinguish. *In re Mason, 114 USPQ 127, 44 CCPA 937 (1957)*.

Referring to claim 13, Trull teaches said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) includes a highest order register (i.e., instruction storage locations 236, 238, 240 in Fig. 8B) and a lowest order register (i.e., instruction storage locations 200, 202,

2,704

Page 9

Art Unit: 2112 Non-Final Office Action

204 in Fig. 8B), and wherein entries (i.e., new instructions) are added to said queue via said highest order register (See Figs. 3A, 3B, 11A and col. 21, lines 54-61).

Referring to claim 14, Trull teaches said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) each have an entry output such that an entry can be removed from any location in said queue (See col. 21, lines 37-41).

8. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Meyers [US 5,375,223 A] in view of Trull [US 6,185,672 B1] as applied to claims 9-14 above, and further in view of Case Law, In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.

Referring to claim 15, Meyers, as modified by Trull, discloses all the limitations of the claim 15 including said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B; Trull) having 21 registers (i.e., 21 instruction storage locations; Trull), except that does not expressly teach said plurality of registers having 64 registers.

However, the claim recites said 64 registers without any patentable advantage in the specification (See claim 15 and Application page 12, lines 1-4), such as the reason of "said plurality of registers including 64 registers instead of 21 registers, 32 registers or 128 registers" with any patentable advantage.

Therefore, the limitation of "said plurality of registers including 64 registers" in the claim is not patentably significant since it at most relates to the flexible number of registers under consideration which is not ordinarily a matter of invention. *In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.*

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

With regards to Multiprocessing System,

Morioka et al. [US 6,631,447 B1] disclose multiprocessor system having controller for controlling the number of processors for which cache coherency must be guaranteed.

Applications Control Number: 05/505,7

Art Unit: 2112

Page 10

Non-Final Office Action

Bratt et al. [US 5,632,025 A] disclose method for preventing multi-level cache system deadlock in a multi-processor system.

With regards to Queuing System,

Fischer et al. [US 6,542,987 B1] disclose method and circuits for early detection of a full queue.

Schzukin et al. [US 6,694,388 B1] disclose dynamic queuing system incorporating multiple queues sharing a single memory.

Klausmeier et al. [US 6,430,191 B1] disclose multi-stage queuing discipline.

Bass et al. [US 6,557,053 B1] disclose queue manager for a buffer.

Gisby [US 6,259,786 B1] discloses intelligent virtual queue.

Hill et al. [US 6,484,239 B1] disclose prefetch queue.

With regards to Arbitration Scheme,

Kang [US 6,141,713 A] discloses bus arbitrator with a hierarchical control structure.

Frame et al. [US 5,349,690 A] disclose fair arbitration scheme for arbitrating between multiple nodes in a computer system seeking control of a common bus.

Cohen et al. [US 6,073,199 A] disclose history-based bus arbitration with hidden re-arbitration during wait cycles.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher E. Lee whose telephone number is 703-305-5950. The examiner can normally be reached on 9:00am - 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2112

Non-Final Office Action

Page 11

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Christopher E. Lee Examiner Art Unit 2112

cel/ CEC

Glenn A. Auve Primary Patent Examiner Technology Center 2100